UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/618,850	07/15/2003	Yukio Tanaka	0756-7177	4342	
· 31780 ERIC ROBINS	7590 12/18/2006 SON		EXAMINER		
PMB 955			NHU, D	NHU, DAVID	
21010 SOUTHBANK ST. POTOMAC FALLS, VA 20165			ART UNIT	PAPER NUMBER	
10101011	1000, 111,0100		2818		
•					
			MAIL DATE	DELIVERY MODE	
	•		12/18/2006	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

Suppl,



Suppor	·	•	<i>GJ</i>
	Application No.	Applicant(s)	
	10/618,850	TANAKA ET AL.	
Notice of Allowability	Examiner	Art Unit	
	David Nhu	2818	•
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT I of the Office or upon petition by the applicant. See 37 CFR 1.31	S (OR REMAINS) CLOSED in this a 5) or other appropriate communication. RIGHTS. This application is subject	pplication. If not included on will be mailed in due cor	urse. THIS
1. This communication is responsive to <u>10/26/06</u> .			
2. The allowed claim(s) is/are <u>8-37</u> .			·
<ul> <li>3.  Acknowledgment is made of a claim for foreign priority to a)  All b)  Some* 'c)  None of the:</li> <li>1.  Certified copies of the priority documents have</li> <li>2.  Certified copies of the priority documents have</li> </ul>	ve been received.	10,705, 996	
3. Copies of the certified copies of the priority d			n from the
International Bureau (PCT Rule 17.2(a)).	oddinento navo been received in thi	o national stage application	i nonț alo
* Certified copies not received:			
Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		y complying with the requi	rements
4. A SUBSTITUTE OATH OR DECLARATION must be sub- INFORMAL PATENT APPLICATION (PTO-152) which give			TICE OF
5. CORRECTED DRAWINGS ( as "replacement sheets") mu	ust be submitted.		
(a) $\square$ including changes required by the Notice of Draftspe	rson's Patent Drawing Review(PT0	D-948) attached	
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date			
(b)  including changes required by the attached Examine Paper No./Mail Date	r's Amendment / Comment or in the	Office action of	
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the draw the header according to 37 CFR 1.12	vings in the front (not the ba 1(d).	ıck) of
<ol> <li>DEPOSIT OF and/or INFORMATION about the dep attached Examiner's comment regarding REQUIREMENT</li> </ol>			e the
Attachment(s)	_		
1. Notice of References Cited (PTO-892)	5. Notice of Informal	• •	
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	Paper No./Mail D	ate .	
Information Disclosure Statements (PTO/SB/08),     Paper No./Mail Date	7. Examiner's Amend	dment/Comment	
4.   Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's Staten	nent of Reasons for Allowa	ince
of Biological Material	9. Other		
·			•

Application/Control Number: 10/618,850

Art Unit: 2818

## **REASONS FOR ALLOWANCE**

Page 2

1. Claims 8-37 allowed.

The following is an examiner's statement of reasons for allowance: None of the references of record teaches or suggests as cited in claims 8, 14, 20, 26, 32: introducing a first impurity element into portions of the first and second semiconductor layers so as to form a pair of first impurity regions with a channel formation region interposed therebetween; introducing a second impurity element into portions of the first and second semiconductor layers so as to form a pair of second impurity regions with the pair of first impurity regions interposed therebetween; and introducing a third impurity element into portions of the first semiconductor layer so as to form a pair of third impurity regions with the pair of second impurity regions interposed therebetween, wherein an edge of the gate insulating film is aligned with a boundary between the pair of second impurity regions and the pair of third impurity regions (as cited in claim 8); introducing a first impurity element into portions of the first and second semiconductor layers so as to form a pair of first impurity regions with a channel formation region interposed therebetween; introducing a second impurity element into portions of the first and second semiconductor layers so as to form a pair of second impurity regions with the pair of first impurity regions interposed therebetween; introducing a third impurity element into portions of the first semiconductor layer so as to form a pair of third impurity regions with the pair of second impurity regions interposed therebetween (as cited in claim 14); introducing a first impurity element into portions of the first and second semiconductor layers so as to form a pair of first impurity regions with a channel formation region interposed therebetween; introducing a second impurity element into portions of the

Art Unit: 2818

first and second semiconductor layers so as to form a pair of second impurity regions with the pair of first impurity regions interposed therebetween; introducing a third impurity element into portions of the first semiconductor layer so as to form a pair of third impurity regions with the pair of second impurity regions interposed therebetween; and forming wirings so as to be in contact with the pair of third impurity regions, wherein an edge of the gate insulating film is aligned with a boundary between the pair of second impurity regions and the pair of third impurity regions (as cited in claim 20); introducing a first impurity element into portions of the first and second semiconductor layers so as to form a pair of first impurity regions with a channel formation region interposed therebetween; introducing a second impurity element into portions of the first and second semiconductor layers so as to form a pair of second impurity regions with the pair of first impurity regions interposed therebetween; introducing a third impurity element into portions of the first semiconductor layer so as to form a pair of third impurity regions with the pair of second impurity regions interposed therebetween; and forming wirings so as to be in contact with the pair of third impurity regions (as cited in claim 26); introducing a first impurity element into portions of the first and second semiconductor layers so as to form a pair of first impurity regions with a channel formation region interposed therebetween; introducing a second impurity element into portions of the first and second semiconductor layers so as to form a pair of second impurity regions with the pair of first impurity regions interposed therebetween; introducing a third impurity element into portions of the first semiconductor layer so as to form a pair of third impurity regions with the pair of second impurity regions interposed therebetween; and forming wirings so as to be in contact with the pair of third impurity regions, wherein an edge of the gate insulating film is aligned

Application/Control Number: 10/618,850

Art Unit: 2818

Page 4

with a boundary between the pair of second impurity regions and the pair of third impurity

regions (as cited in claim 32).

3. Any comments considered necessary by applicant must be submitted no later than the

payment of the issue fee and, to avoid processing delays, should preferably accompany the

issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons

for Allowance."

CONCLUSION

4. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure: Tanaka et al (6,635,505 B2): Method of Manufacturing an Active Matrix Type

Semiconductor Display Device.

5. Any inquiry concerning this communication on earlier communications from the examiner

should be directed to David Nhu, (571)272-1792. The examiner can normally be reached

on Monday-Friday from 7:30 AM to 5:00 PM.

The fax phone number for the organization where this application or proceeding is assigned is

(571)273-8300.

David Nhu

1

December 11, 2006

DAVID NHU PRIMARY EYAMING